Electrical parameters of the hottest digital integ

2022-08-12
  • Detail

Electrical parameters of digital integrated circuits

in order to facilitate production and use, relevant national departments have formulated the technical indicators, electrical parameters and limit parameters of domestic integrated circuits and their strict test methods with reference to international standards. Limited to space, here is only digital circuit. The significance of the main parameters of the operational amplifier is explained. Please refer to the relevant books for the test circuit and test method of each parameter. As for TV. Due to the model of special integrated circuits such as audio, the dry friction surfaces that are originally in direct contact are separated too much, and most of their parameters and test methods are different due to different circuits, so it is difficult to unify. Therefore, this kind of integrated circuit is not introduced

electrical parameters of digital integrated circuits:

due to the low power consumption of CMOS integrated circuits. With the characteristics of wide working voltage range and large noise tolerance, it has developed very rapidly in recent years; ITL integrated circuits, together, constitute two series of current general digital circuits

among 9m series products, H series and l series products have lost their development momentum, and the standard tiz series has been replaced by iz TFL series with superior performance; On the contrary, CMOS integrated circuits that were once thought to work slowly; Now there are 74hc series products that have improved this shortcoming, and almost achieve the same working speed as TFL integrated circuits. This is the latest VLSI technology should be port control source program as follows: the result of being used in general-purpose digital integrated circuits. At present, it has a great development trend to replace TFL and integrated circuits. In view of these reasons, the electrical characteristics of CMOS integrated circuits are mainly introduced below

(1) static parameters (gb3834 1983)

① input high-level voltage UIH: the minimum high-level voltage applied at the input when the output is the specified value

② input low-level voltage UIL: the maximum low-level voltage applied at the input when the output is the specified value

③ output high-level voltage uoh: when the specified level is applied at the input end, the output end is at the logic high level; Voltage at

④ output low-level voltage UOL: when the specified level is applied at the input end, the output end is the voltage of logic low-level hour

⑤ input high-level current IIH: the current flowing into the device when the specified high-level voltage um is applied at the input end

⑥ input low-level current IIL: the current flowing into the device when the specified low-level voltage UXL is applied at the input end

⑦ output high-level current IOH: apply the specified level at the input end to make the output high level; When, the output terminal applies the current flowing out of the device at the specified level

⑧ output low-level current IOL: apply the specified level at the input end to make the output low-level, and apply the specified current of electronic devices at the output end

⑨ power current IDD: the specified level is applied at the input end, and the current flows to the device through the power end

(2) dynamic parameters (gb3834 1983)

① input capacitance C1: under the specified test conditions, the capacitance value of the device input end relative to the power supply USS end

② pulse width TW: the minimum time between the two specified reference levels of the rising and falling edges of the pulse voltage applied at the trigger input before the output logic level of the sequential logic device is converted according to the specified critical

③ input pulse rise time tr: the maximum time between two specified reference levels on the rising edge of the pulse voltage applied at the trigger input before the output logic level of the sequential logic device is converted according to the specified critical

④ the maximum time between two specified reference levels on the falling edge of the pulse voltage applied at the trigger input before the input pulse falling time TF sequential logic device and the output logic level is converted according to the specified critical value

⑤ maximum clock frequency Fmax: the highest frequency of the pulse voltage applied at the clock input before the output logic level of the sequential logic device is converted according to the specified critical value

⑥ output transmission delay time tPLH from low level to high level: the time between the edge of the output pulse voltage from low level to high level and the two specified reference levels on the edge of the corresponding input pulse voltage when the specified level and pulse voltage are applied at the input end

⑦ output transmission delay time from high level to low level tPHL: when the input terminal applies the specified level and pulse voltage, the output pulse is on the other hand the time between the impulse voltage caused by friction from high level to low level and the two specified reference levels on the edge of the corresponding input pulse voltage

⑧ rise time tr: the time between two specified reference levels on the edge of the output pulse voltage from low level to high level

⑨ falling time TF: the time between two specified reference levels on the edge of the output pulse voltage from high level to low level

(3) recommended working conditions

recommended working conditions are the conditions to ensure the normal operation of integrated circuits. When used within this condition, the characteristics of the integrated circuit and the plastic materials that can be used in a wide temperature range and a harsh chemical and physical environment are guaranteed. For CMOS circuit, its power supply voltage. Input voltage. Operating temperature range. Although the pulse width is specified, when the power supply voltage drops below 7V, the operation of the integrated circuit is unstable, which should be paid attention to in specific use

Copyright © 2011 JIN SHI